


FIG.1






FIG.3A




FIG.3B





FIG.4



5/16

_0										10	<u>11 26</u>	27 42	43									52
ADF	ADF	ADF	ala	aias	Data count	Line No.0	Line No.1	Line No.CRC 0	Line No.CRC 1	CODE&AAI	Destination address	Source address	Block type	CRC flag	Data extend flag	Reserved 0	Reserved 1	Reserved 2	Reserved 3	Header CRC 0	Header CRC 1	Check sum

FIG.6

0					5	6	41	42
ADF	ADF	ADF	QIQ	DBN	Data count		20bits sample data	Check sum

FIG.7A

0					5	6		53	54
ADF	ADF	ADF	DID	DBN	Data count		20bits sample data		Check sum

FIG.7B

ADF
ADF
SDID
Data count
AF (UDW0)
RATE (UDW1)
ACT (UDW2)
DEL m-m
, , , , , ,
15 \A8\a
(UDW 9-10)
Check sum

FIG.8




FIG.9

0					5	6	21	22
ADF	ADF	ADF	DID	DBN	Data count	UDW 0-15		Check sum

FIG.10




FIG.11

BIT	
7	Reserved
6	Reserved
5	Reserved
4	Contents information
3	Combination of
2	the memory address
1	
0	

FIG.12

FIG.13A






FIG.13B











FIG.15










FIG.18C 1-0 1-E

(AD₂) (AD₂) (AD₂) (AD₃) (AD₁) (AD₂) (AD₂) (AD₃) (AD₃) (AD₂) (AD₂) (AD₂) (AD₃) (AD₃

TIME

FIG.19B